

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILIN	NG DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/849,707		04/2001	Gregory J. Smith	50019.57USU1/P04868	9655
23552	7590	11/26/2003	EXAMINER		INER
MERCHAN	T & GOU	LD PC	NGUYEN, DANNY		
P.O. BOX 2903 MINNEAPOLIS, MN 55402-0903				ART UNIT	PAPER NUMBER
				2836	

DATE MAILED: 11/26/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

		SK.					
	Application No.	Applicant(s)					
	09/849,707	SMITH ET AL.					
Office Action Summary	Examiner	Art Unit					
	Danny Nguyen	2836					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status							
1) Responsive to communication(s) filed on 11 S	eptember 2003.						
2a)⊠ This action is FINAL . 2b)☐ This	action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) Claim(s) 1-26 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-7,12-15,17-19,23 is/are rejected. 7) Claim(s) 8-11,16,20-22 and 24-26 is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement.							
Application Papers							
9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. Priority under 35 U.S.C. §§ 119 and 120							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 13) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78. a) The translation of the foreign language provisional application has been received. 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.							
Attachment(s)							
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal	y (PTO-413) Paper No(s) Patent Application (PTO-152)					

Art Unit: 2836

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

1. Claims 1, 3, 4 are rejected under 35 U.S.C. 102(b) as being anticipated by Fortune (USPN 5,333,105).

Regarding to claim 1, Fortune discloses a protection circuit (18 shown in fig. 1) that is arranged to coupled to a fast transient signal (20) to a control terminal (the output from the shunt controller 32) in response to a fast transient event such that the shunt circuit (38) is activated in response to the fast transient signal and the shunt circuit is protected from the fast transient event.

Regarding to claim 3, Fortune discloses the protection circuit (18) comprises a resistance circuit (resistor coupled between the output from the shunt controller (32) and the gate of the transistor 90 shown in fig. 2) is arranged such that a voltage drops across the resistance circuit in response to the transient and the voltage drop activates the shunt circuit (90) such that the shunt circuit is protected from the transient (col. 2, lines 41-65).

Regarding to claim 4, Fortune discloses the shunt circuit (38) comprises a field effect transistor (90) couples power from the power supply terminal (via lead 40) and a ground terminal (via lead 42) in response to a control voltage that associated with the

Art Unit: 2836

control terminal (the output from the comparator 32). Wherein the control circuit couple to the fast transient signal to the gate of shunt transistor (90) in response the transient event such that the transistor (90) is activated an a fast voltage transient associated with the power supply terminal (20) is discharged to the ground.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

2. Claims 2, 5-7, 12-15, 17-19, 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fortune in view of Ker et al. (USPN 6,249,410).

Regarding to claims 2, 5, 6, Fortune discloses all limitations of claim 1 except for having a capacitance circuit. Ker et al. disclose a capacitor (50 shown in fig. 4). It would have been obvious to one having skill in the art to modify the circuit of Fortune with a capacitor as taught by Ker et al. in order to bypass an ESD current and dissipate the electrostatic charge from the source (Ker et al. col. 3, lines 19-22).

Regarding to claim 7, Fortune discloses the resistance circuit (the resistor connects to the output from the amplifier (32) to the control gate of the shunt transistor (90)) to provide the control signal to the control terminal. Fortune does not disclose a capacitor coupled between the control terminal and the power line. Ker et al. disclose a capacitor (50) coupled between the control terminal (the gate of transistor 10) to the

Art Unit: 2836

power line (input pad 5) (shown in fig. 4). It would have been obvious to one having skill in the art to modify the circuit of Fortune with a capacitor as taught by Ker et al. in order to bypass an ESD current and dissipate the electrostatic charge from the source (Ker et al. col. 3, lines 19-22).

Regarding to claims 12, 14, 15,17, 23, Fortune discloses an error amplifier (32) that is arranged to produce a control signal (the output form the circuit 32) at a control terminal in response to a reference voltage (coupled to the circuit 32 via lead 30) and a voltage at a power supply terminal (20), a resistance circuit (the resistor connected between the gate of the shunt transistor 90 with the conductor 22) produces another control signal in response the fast transient, a shunt circuit (38) coupled from the power supply terminal (20 via lead 40) the ground terminal when activated, wherein the shunt circuit is deactivated by the control signal during normal operation and the shunt circuit is activated by the another control signal by the control signal during the fast transient such that the excess energy is shunted from the power terminal (20) to the ground by providing the another control signal to the control terminal in a time interval that is shorter than the amplifier response time (col. 4, lines 20-33). Fortune does not disclose a capacitance circuit as claimed. Ker et al. disclose a capacitor (50) coupled the input terminal (5) to the control gate of the transistor (see fig. 4). It would have been obvious to one having skill in the art to modify the circuit of Fortune with a capacitor as taught by Ker et al. in order to bypass an ESD current and dissipate the electrostatic charge from the source (Ker et al. col. 3, lines 19-22).

Art Unit: 2836

Regarding to claim 13, Fortune discloses the shunt circuit (38) includes a transistor (90) coupled power from the power supply (20) and the ground (22).

Regarding to claims 18, 19, Fortune discloses a method of protecting a shunt circuit regulator (fig. 2) comprises the steps of detecting the fast transient (by shunt controller 32, col. 2, lines 41-47), providing a current in response to the fast transient (the output from the controller 32 in term of current, col. 4, lines 21-23), producing the voltage in response to the current, coupling the voltage to a control terminal of the shunt device (the gate of the transistor 90) such that the voltage activates the shunt device (col. 2, lines 45-61), and coupling power from the power supply (20) through the shunt device (38 via lead 40) to the ground (via lead 42), when the shunt device is active, the shunt device protected from the fast transient. Fortune does not disclose a capacitance circuit as claimed. Ker et al. disclose a capacitor (50) coupled the input terminal (5) to the control gate of the transistor (see fig. 4). It would have been obvious to one having skill in the art to modify the circuit of Fortune with a capacitor as taught by Ker et al. in order to bypass an ESD current and dissipate the electrostatic charge from the source (Ker et al. col. 3, lines 19-22).

Response to Arguments

3. Applicant's arguments filed 09/11/2003 regarding claims 1, 12, and 18 have been fully considered but they are not persuasive.

In response of applicant's arguments regarding to claim 1 stated that Fortune does not disclose the shunt circuit is protected from the fast transient event. Examiner respectfully disagree with the argument. Fortune teaches col. 3, lines 33-35 that the

Art Unit: 2836

transient voltage protector 18 responses to a fast voltage transient event in the main line conductor to protect the shunt switch 38 against damage. Therefore, applicant's arguments of claim 1 do not over-come the Fortune reference.

Regarding claim 12, applicant argued that Fortune does not disclose providing a signal that is capable of activating a shunt circuit in a time interval that is shorter than the amplifier response time. However, Fortune discloses that the detect circuit 26 provides a signal (30) to the protector 18 so that the protector 18 has a time interval that is longer than a time interval of the shunt switch 90 during the transient voltage occurs. (e.g. see col. 3, lines 4-10). Therefore, applicant's arguments of claim 12 do not overcome the Fortune reference.

In response to Applicant's argument regarding to claim 18, that there is no suggestion to combine the references, the Examiner recognizes that references cannot be arbitrarily combined and that there must be some reason why one skilled in the art would be motivated to make the proposed combination of primary and secondary references. In re Nomiya, 184 USPQ 607 (CCPA 1975). However, there is no requirement that a motivation to make the modification be expressly articulated. The test for combining references is what the combination of disclosures taken as a whole would suggest to one of ordinary skill in the art. In re McLaughlin, 170 USPQ 209 (CCPA 1971). References are evaluated by what they suggest to one versed in the art, rather than by their specific disclosures. In re Bozek, 163 USPQ 545 (CCPA) 1969. In this case, Fortune discloses a system for protecting circuit against transient voltage (col. 1, lines 44-46), but Fortune does not disclose a capacitor as claimed. Ker et al disclose

Art Unit: 2836

a transient voltage protection (col. 7, lines 49-54) includes a capacitor (50 shown in fig. 4) is coupled the input terminal to the control gate of transistor (10) so that the transistor 10 is protected from voltage transient. Thus one of ordinary skill in the art would have applied the teaching of Ker et al to all circuit including the Fortune circuit as well.

Allowable Subject Matter

3. Claims 8, 9, 10, 11, 16, 20-22, 24-26, are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

Claims 8, 22, 25, 26 recite the shunt circuit comprises a plurality of transistors that are arranged to couple power from a power supply terminal to a circuit ground in response to a control voltage that is associated with the control terminal, wherein the protection circuit is arranged to couple to the fast transient signal to each gate of the plurality of the transistors in response to the fast transient such that each of the plurality of the transistors is activated and the transient discharged to the ground.

Claims 16, 20, 21, 24 recite an apparatus and method of protecting the shunt circuit comprises steps of detecting a slow ESD event with a master ESD protection circuit, producing an ESD detection signal in response to the slow ESD event, activating at least one slave ESD protection circuit, and providing a discharge path from the supply terminal to the ground through the at least the slave ESD protection circuit.

Art Unit: 2836

The references of record do not teach or suggest the aforementioned limitation, nor would it be obvious to modify those references to include such limitation.

Conclusion

4. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Danny Nguyen whose telephone number is (703)-305-5988. The examiner can normally be reached on Mon to Fri 8:00 AM to 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus can be reached on (703)-308-3119. The fax phone numbers for the organization where this application or proceeding is assigned are (703)-872-9318 for regular communications and (703)-872-9319 for After Final communications.

Page 9

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)-308-0956.

DN

DN

November 21, 2003

GREGORY J. TOAKEY, JR.
PRIMARY EXAMINER